P3C1011 HIGH SPEED 128K x 16 (2 MEG) STATIC CMOS RAM

FEATURES

•	High Speed (Equal Access and Cycle Times) — 10/12/15/20 ns (Commercial) — 12/15/20 ns (Industrial) — 20/25/35 (Military)	 2.0V Data Retention Easy Memory Expansion Using CE and OE Inputs Fully TTL Compatible Inputs and Outputs
	Low Power — 360 mW (max.) Single 3.3V ± 0.3V Power Supply	 Advanced CMOS Technology Fast t_{oe} Automatic Power Down when deselected Packages
		—44-Pin SOJ, TSOP II

DESCRIPTION

The P3C1011 is a 131,072 words by 16 bits high-speed CMOS static RAM. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single $3.3V \pm 0.3V$ tolerance power supply.

Access times as fast as 10 nanoseconds permit greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption to a low level. The P3C1011 is a member of a family of PACE RAM[™] products offering fast access times.

The P3C1011 device provides asynchronous operation with matching access and cycle times. Memory locations are specified on address pins A_0 to A_{17} . Reading is

accomplished by device selection ($\overline{\text{CE}}$ and output enabling ($\overline{\text{OE}}$) while write enable ($\overline{\text{WE}}$) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is HIGH or $\overline{\text{WE}}$ is LOW.

For both reading and writing, the Byte Enable control lines (BLE for I/O₀₋₇ and BHE for I/O₈₋₁₅) allow for the selection of only 8 of the 16 I/O lines if desired. When a Byte Enable control line is HIGH, the corresponding I/Os are active.

Package options for the P3C1011 include 44-pin SOJ and TSOP packages.





Document # SRAM131 REV OR

MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{cc}	Power Supply Pin with Respect to GND	-0.5 to +4.6	V
V _{term}	Terminal Voltage with Respect to GND	–0.5 to V _{cc} +0.5	V
T _A	OperatingTemperature	-55 to +125	°C

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade ⁽²⁾	Ambient Temperature	V _{ss}	V _{cc}
Industrial	–40°C to +85°C	0V	$3.3V \pm 0.3V$
Commercial	0°C to +70°C	0V	$3.3V \pm 0.3V$
Military	-55°C to +125°C	0V	3.3V ± 0.3V

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage⁽²⁾

Symbol	Parameter	Value	Unit
T _{BIAS}	Temperature Under Bias	–55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	20	mA

CAPACITANCES⁽⁴⁾

 $V_{cc} = 3.3V, T_{A} = 25^{\circ}C, f = 1.0MHz$

Symbol	Parameter	Conditions	Тур.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	8	pF
C _{OUT}	I/O Capacitance	$V_{OUT} = 0V$	8	pF

Symbol	Paramotor	Test Conditions	P3C	Unit	
Symbol	Faiametei	Test conditions	Min	Max	Onit
V _{IH}	Input High Voltage		2.0	V _{cc} +0.3	V
V _{IL}	Input Low Voltage		-0.3(3)	0.8	V
V _{ol}	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}, V_{CC} = \text{Min.}$		0.4	V
V _{OH}	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min.}$	2.4		V
I _U	Input Leakage Current	$V_{cc} = Max.$ $V_{IN} = GND$ to V_{cc}	-1	+1	μA
I _{LO}	Output Leakage Current	$V_{cc} = Max.,$ $\overline{CE} = V_{IH},$ $V_{out} = GND \text{ to } V_{cc}$	-1	+1	μA
I _{SB}	Standby Power Supply Current (TTL Input Levels)	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{IH} \\ V_{CC} &= Max, \\ f &= Max., \mbox{ Outputs Open} \\ V_{IN} &\geq V_{IH} \mbox{ or } V_{IN} &\leq V_{IL} \end{split}$		40	mA
I _{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{cc}\text{-} 0.2V \\ V_{cc}\text{=} \ Max, \\ f &= 0, \ Outputs \ Open \\ V_{IN} &\geq V_{cc}\text{-} \ 0.3V \ or \\ V_{IN} &\leq 0.3V \end{split}$		10	mA

POWER DISSIPATION CHARACTERISTICS VS. SPEED

Symbol	Parameter	Temperature Range	-10	-12	-15	-20	-25	-35	Unit
		Commercial	90	85	80	75	70	65	mA
I _{cc}	Dynamic Operating Current*	Industrial	N/A	95	90	85	80	75	mA
		Military	N/A	N/A	N/A	100	95	90	mA

* V_{cc} = 3.6V. Tested with outputs open. f = Max. Switching inputs are 0V and 3V. $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$.

AC ELECTRICAL CHARACTERISTICS—READ CYCLE

 $(V_{_{CC}}$ = 3.3V \pm 0.3V, All Temperature Ranges) $^{\scriptscriptstyle (2)}$

Svm	Parameter	-1	0	-	12	-1	5	-2	20	-2	25	-3	5	Unit
		Min	Max	Min	Max	Min	Мах	Min	Max	Min	Мах	Min	Max	•
t _{RC}	Read Cycle Time	10		12		15		20		25		35		ns
t _{AA}	Address Access Time		10		12		15		20		25		35	ns
t _{AC}	Chip Enable Access Time		10		12		15		20		25		35	ns
t _{он}	Output Hold from Address Change	3		3		3		3		3		3		ns
t _{LZ}	Chip Enable to Output in Low Z	3		3		3		3		3		3		ns
t _{HZ}	Chip Disable to Output in High Z		5		6		7		8		10		12	ns
t _{oe}	Output Enable Low to Data Valid		5		6		7		8		10		12	ns
t _{oLZ}	Output Enable Low to Low Z	0		0		0		0		0		0		ns
t _{ohz}	Output Enable High to High Z		5		6		7		8		10		12	ns
t _{PU}	Chip Enable to Power Up Time	0		0		0		0		0		0		ns
t _{PD}	Chip Disable to Power Down Time		10		12		15		20		25		35	ns
t _{BE}	Byte Enable to Data Valid		5		6		7		8		10		12	ns
t _{LZBE}	Byte Enable to Low Z	0		0		0		0		0		0		ns
t _{HZBE}	Byte Disable to High Z		6		6		7		8		10		12	ns

TIMING WAVEFORM OF READ CYCLE NO. 1



TIMING WAVEFORM OF READ CYCLE NO. 2 (OE CONTROLLED)^(5,6)



Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with V_{IL} not more negative than –2.0V and V_{IH} \leq V_{CC} + 0.5V, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.
- 5. WE is HIGH for READ cycle.
- 6. \overline{CE} is LOW and \overline{OE} is LOW for READ cycle.
- 7. ADDRESS must be valid prior to, or coincident with \overline{CE} transition LOW.
- Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- 9. Read Cycle Time is measured from the last valid address to the first transitioning address.

AC CHARACTERISTICS—WRITE CYCLE

 $(V_{cc} = 3.3V \pm 0.3V, All Temperature Ranges)^{(2)}$

Sum	Parameter		-10		-12		-15		-20		-25		-35	
Sym.			Max	Min	Max	Min	Max	Min	Max	Min	Мах	Min	Мах	Unit
t _{wc}	Write Cycle Time	10		12		15		20		25		35		ns
t _{cw}	Chip Enable Time to End of Write	7		8		10		10		12		15		ns
t _{AW}	Address Valid to End of Write	7		8		10		10		12		15		ns
t _{AS}	Address Set-up Time to Write Start	0		0		0		0		0		0		ns
t _{wP}	Write Pulse Width	7		8		10		10		12		15		ns
t _{AH}	Address Hold Time	0		0		0		0		0		0		ns
t _{DW}	Data Valid to End of Write	5		6		7		8		10		12		ns
t _{DH}	Data Hold Time	0		0		0		0		0		0		ns
t _{wz}	Write Enable to Output in High Z		5		6		7		8		10		12	ns
t _{ow}	Output Active from End of Write	3		3		3		3		3		3		ns
t _{LZWE}	WE High to Low Z	3		3		3		3		3		3		ns
t _{BW}	Byte Enable to End of Write	7		8		10		10		12		15		ns

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (CE CONTROLLED)





TIMING WAVEFORM OF WRITE CYCLE NO. 2 (BLE OR BHE CONTROLLED)



TIMING WAVEFORM OF WRITE CYCLE NO. 3 (WE CONTROLLED, OE LOW)



AC TEST CONDITIONS

Input Pulse Levels	V_{ss} to 3.0V				
Input Rise and Fall Times	3ns				
Input Timing Reference Level	1.5V				
Output Timing Reference Level	1.5V				
Output Load	See Figures 1 and 2				





Figure 1. Output Load

.

* including scope and test fixture.

Note:

Because of the ultra-high speed of the P3C1041, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the $V_{\rm cc}$ and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between $V_{\rm cc}$ and ground. To avoid

signal reflections, proper termination must be used; for example, a 50 Ω test environment should be terminated into a 50 Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116 Ω resistor must be used in series with D_{OUT} to match 166 Ω (Thevenin Resistance).

Figure 2. Thevenin Equivalent

TRUTH TABLE

Mode	CE	ŌĒ	WE	BLE	BHE	I/O ₀ - I/O ₇	1/0 ₈ -1/0 ₁₅	Power
Power-down	Н	Х	Х	Х	Х	High Z	High Z	Standby
Read All Bits	L	L	Н	L	L	D _{OUT}	D _{OUT}	Active
Read Lower Bits Only	L	L	Н	L	Н	D _{OUT}	High Z	Active
Read Upper Bits Only	L	L	Н	Н	L	High Z	D _{OUT}	Active
Write All Bits	L	Х	L	L	L	D _{IN}	D _{IN}	Active
Write Lower Bits Only	L	Х	L	L	Н	D	High Z	Active
Write Upper Bits Only	L	Х	L	Н	L	High Z	D _{IN}	Active
Selected, Outputs Disabled	L	Н	Н	Х	Х	High Z	High Z	Active



ORDERING INFORMATION



Pkg #	J8						
# Pins	44 (400 mil)						
Symbol	Min	Max					
А	0.128	0.148					
A1	0.082	-					
b	0.013	0.023					
С	0.007	0.013					
D	1.120	1.130					
е	0.050	BSC					
E	0.435	0.445					
E1	0.395	0.405					
E2	0.370 BSC						
Q	0.025	-					

SOJ SMALL OUTLINE IC PACKAGE







Pkg #	Τ2	
# Pins	44	
Symbol	Min	Max
А	0.039	0.047
A ₂	0.033	0.045
b	0.012	0.016
D	0.396	0.404
E	0.721	0.729
е	0.0315 BSC	
H _D	0.462	0.470

TSOP II THIN SMALL OUTLINE PACKAGE





REVISIONS

DOCUMENT NUMBER:SRAM131DOCUMENT TITLE:P3C1011 HIGH SPEED 128K x 16 (4 MEG) STATIC CMOS RAM			1 HIGH SPEED 128K x 16 (4 MEG) STATIC CMOS RAM
REV.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE
OR	Mar-06	JDB	New Data Sheet