

# VERY LOW POWER 8KX8 STATIC CMOS RAM

#### **FEATURES**

- V<sub>cc</sub> Current (Commercial/Industrial)
  - Operating: 55 mA— CMOS Standby: 3 μA
- Access Times
  - -80/100 (Commercial or Industrial)
  - -90/120 (Military)
- Single 5 Volts ±10% Power Supply
- Easy Memory Expansion Using  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  Inputs

- Common Data I/O
- Three-State Outputs
- Fully TTL Compatible Inputs and Outputs
- Advanced CMOS Technology
- Automatic Power Down
- Packages
  - -28-Pin 300 and 600 mil DIP
  - -28-Pin 330 mil SOP



## **DESCRIPTION**

The P4C164LL is a 64K density low power CMOS static RAM organized as 8Kx8. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 5V±10% tolerance power supply.

Access times of 80 and 100 ns are available for commercial and industrial temperatures; access times of 90 and 100 ns are available for military temperature. CMOS is utilized to reduce power consumption to a low level.


The P4C164LL device provides asynchronous operation with matching access and cycle times.

Memory locations are specified on address pins  $\underline{A}_0$  to  $A_{12}$ . Reading is accomplished by device selection ( $\overline{CE}_1$  LOW,  $\underline{CE}_2$  HIGH ) and output enabling ( $\overline{OE}$ ) while write enable ( $\overline{WE}$ ) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either  $\overline{CE}_1$  or  $\overline{OE}$  is HIGH or  $\overline{WE}$  or  $\overline{CE}_2$  is LOW.


Package options for the P4C164LL include 28-pin 300 and 600 mil DIP and 28-pin 330 mil SOP packages.



#### **FUNCTIONAL BLOCK DIAGRAM**



## **PIN CONFIGURATIONS**





## RECOMMENDED OPERATING TEMPERATURE & SUPPLY VOLTAGE

Grade	Ambient Temp	Supply Voltage
Commercial	0°C to 70°C	4.5V ≤ V <sub>cc</sub> ≤ 5.5V
Industrial	-40°C to +85°C	4.5V ≤ V <sub>cc</sub> ≤ 5.5V
Military	-55°C to +125°C	4.5V ≤ V <sub>cc</sub> ≤ 5.5V

#### MAXIMUM RATINGS(1)

Symbol	Parameter	Min	Max	Unit
V <sub>cc</sub>	Supply Voltage with Respect to GND	-0.5	7.0	V
V <sub>TERM</sub>	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5	VCC + 0.5	V
T <sub>A</sub>	Operating Ambient Temperature	-55	125	°C
S <sub>TG</sub>	Storage Temperature	-65	150	°C
I <sub>out</sub>	Output Current into Low Outputs		25	mA
I <sub>LAT</sub>	Latch-up Current	> 200		mA

## DC ELECTRICAL CHARACTERISTICS

(Over Recommended Operating Temperature & Supply Voltage)(2)

Sym	Parameter	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output High Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	I <sub>OH</sub> = -1mA, V <sub>CC</sub> = 4.5V	2.4		V
V <sub>OL</sub>	Output Low Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.5(3)	0.8	V
	Input Lookaga Current	Com / Ir	-2	+2	
l <sub>Li</sub>	Input Leakage Current	$ GND \leq V_{IN} \leq V_{CC} $ Milita	-5	+5	μA
	Output Loakago Current	$GND \le V_{OUT} \le V_{CC}$	-2	+2	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE}_1 \ge V_{ H}$ Milita	-10	+10	μA
	V <sub>cc</sub> Current	$V_{CC} = 5.5V, I_{OUT} = 0 \text{ mA}$	d	100	
SB	TTL Standby Current (TTL Input Levels)	$\overline{CE}_1 = V_{IH} \text{ or } CE_2 = V_{IL}$ Milita	ту	400	μΑ
	V <sub>CC</sub> Current	$V_{CC} = 5.5V, I_{OUT} = 0 \text{ mA}$	d	3	
I <sub>SB1</sub>	CMOS Standby Current (CMOS Input Levels)	$\overline{CE}_1 \ge V_{CC} - 0.2V \text{ or } CE_2 \le 0.2V$ Milita	ту	25	μA

#### Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with  $V_{\rm L}$  and  $I_{\rm L}$  not more negative than  $-3.0{\rm V}$  and  $-100{\rm mA}$ , respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.



## CAPACITANCES(4)

Symbol	Parameter	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	7	pF
C <sub>out</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	9	pF

# POWER DISSIPATION CHARACTERISTICS VS. SPEED

Ī	Symbol	Dorometer	Tomporeture Benge			*		
	Зушьог	Parameter	Temperature Range	-80	-90	-100	-120	Unit
Ī	I <sub>cc</sub>	Dynamic Operating Current	Com / Ind / Military	55	55	55	55	mA

<sup>\*</sup> Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e.  $\overline{CE}_1$  and  $\overline{WE} \le V_{IL}$  (max),  $\overline{OE}$  is high. Switching inputs are 0V and 3V.


## AC ELECTRICAL CHARACTERISTICS—READ CYCLE

(Over Recommended Operating Temperature & Supply Voltage)


0	Barran dan	-8	30	-6	90	-1	00	-120		Linit
Sym	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>RC</sub>	Read Cycle Time	80		90		100		120		ns
t <sub>AA</sub>	Address Access Time		80		90		100		120	ns
t <sub>AC</sub>	Chip Enable Access Time		80		90		100		120	ns
t <sub>oh</sub>	Output Hold from Address Change	10		10		10		10		ns
t <sub>LZ</sub>	Chip Enable to Output in Low Z	10		10		10		10		ns
t <sub>HZ</sub>	Chip Disable to Output in High Z		30		30		30		30	ns
t <sub>oe</sub>	Output Enable Low to Data Valid		40		40		40		40	ns
t <sub>olz</sub>	Output Enable Low to Low Z	5		5		5		5		ns
t <sub>ohz</sub>	Output Enable High to High Z		20		20		20		20	ns
t <sub>PU</sub>	Chip Enable to Power Up Time	0		0		0		0		ns
t <sub>PD</sub>	Chip Disable to Power Down Time		80		90		100		120	ns




# TIMING WAVEFORM OF READ CYCLE NO. 1 (OE CONTROLLED)(1)



# TIMING WAVEFORM OF READ CYCLE NO. 2 (ADDRESS CONTROLLED)



# TIMING WAVEFORM OF READ CYCLE NO. 3 ( $\overline{\text{CE}}_1$ , $\text{CE}_2$ CONTROLLED)



#### Notes:

- 5.  $\overline{\text{WE}}$  is HIGH for READ cycle.
- 6.  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{OE}$  is LOW for READ cycle.
- 7. ADDRESS must be valid prior to, or coincident with  $\overline{\text{CE}}_1$  transition LOW and CE, transition HIGH.
- Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- Read Cycle Time is measured from the last valid address to the first transitioning address.
- 10. Transitions caused by a chip enable control have similar delays irrespective of whether  $\overline{\text{CE}}_1$  or  $\text{CE}_2$  causes them.




## AC CHARACTERISTICS—WRITE CYCLE

(Over Recommended Operating Temperature & Supply Voltage)

Cumbal	Barramatar	-8	30	-6	90	-1	00	-1	20	I I m i 4
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>wc</sub>	Write Cycle Time	80		90		100		120		ns
t <sub>cw</sub>	Chip Enable Time to End of Write	70		80		80		100		ns
t <sub>AW</sub>	Address Valid to End of Write	70		80		80		100		ns
t <sub>AS</sub>	Address Setup Time	0		0		0		0		ns
t <sub>wP</sub>	Write Pulse Width	60		60		60		60		ns
t <sub>AH</sub>	Address Hold Time	0		0		0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	40		40		40		40		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		0		ns
t <sub>wz</sub>	Write Enable to Output in High Z		30		30		30		30	ns
t <sub>ow</sub>	Output Active from End of Write	10		10		10		10		ns


# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(6)



- 11.  $\overline{CE}_1$  and  $\overline{WE}$  must be LOW, and CE<sub>2</sub> HIGH for WRITE cycle.
- 12. OE is LOW for this WRITE cycle to show t<sub>wz</sub> and t<sub>ow</sub>.
  13. If CE<sub>1</sub> goes HIGH, or CE<sub>2</sub> goes LOW, simultaneously with WE HIGH, the output remains in a high impedance state
- 14. Write Cycle Time is measured from the last valid address to the first transitioning address.



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)(6)



## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

## **TRUTH TABLE**

Mode	CE <sub>1</sub>	CE <sub>2</sub>	ŌĒ	WE	I/O	Power
Standby	Н	Х	Х	Х	High Z	Standby
Standby	Х	L	Х	Х	High Z	Standby
D <sub>OUT</sub> Disabled	L	Н	Н	Н	High Z	Active
Read	L	Н	L	Н	D <sub>OUT</sub>	Active
Write	L	Н	Х	L	High Z	Active




Figure 1. Output Load




Figure 2. Thevenin Equivalent

#### Note:

Because of the ultra-high speed of the P4C164LL, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the  $V_{\rm CC}$  and ground planes directly up to the contactor fingers. A 0.01  $\mu F$  high frequency capacitor

is also required between  $V_{\text{cc}}$  and ground. To avoid signal reflections, proper termination must be used; for example, a  $50\Omega$  test environment should be terminated into a  $50\Omega$  load with 1.77V (Thevenin Voltage) at the comparator input, and a  $589\Omega$  resistor must be used in series with  $D_{\text{OUT}}$  to match  $639\Omega$  (Thevenin Resistance).

<sup>\*</sup> including scope and test fixture.




## **DATA RETENTION CHARACTERISTICS**


Cumbal	Parameter	Test Condition	Min	Typ. * V <sub>cc</sub> =		Max	Unit	
Symbol	Parameter	rest Condition	IVIIII	2.0V	3.0V	2.0V	3.0V	Unit
$V_{DR}$	V <sub>cc</sub> for Data Retention		2.0					V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE}_{1}$ ≥ V <sub>CC</sub> - 0.2V or		1	2	3	4	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	$CE_2 \le 0.2V, V_{IN} \ge V_{CC} - 0.2V \text{ or}$	0					ns
t <sub>R</sub> †	Operation Recovery Time	V <sub>IN</sub> ≤ 0.2V	t <sub>RC</sub> §					ns

<sup>\* &</sup>lt;sub>TA</sub> = +25°C

## **DATA RETENTION WAVEFORM**



## **ORDERING INFORMATION**




 $<sup>\</sup>St_{RC}$  = Read Cycle Time


<sup>†</sup> This parameter is guaranteed but not tested.




Pkg #	P5					
# Pins	28 (300 mil)					
Symbol	Min	Max				
Α	-	0.210				
A1		-				
b	0.014	0.023				
b2	0.045	0.070				
С	0.008	0.014				
D	1.345	1.400				
E1	0.270	0.300				
Е	0.300	0.380				
е	0.100	BSC				
eВ	-	0.430				
L	0.115	0.150				
α	0°	15°				

# PLASTIC DUAL IN-LINE PACKAGE (300 mil)










Pkg #	P6					
# Pins	28 (600 mil)					
Symbol	Min	Max				
Α	0.090	0.200				
A1	0.000	0.070				
b	0.014	0.020				
b2	0.015	0.065				
С	0.008	0.012				
D	1.380	1.480				
E1	0.485	0.550				
Е	0.600	0.625				
е	0.100	BSC				
eB	0.600 TYP					
L	0.100	0.200				
α	0° 15°					

# PLASTIC DUAL IN-LINE PACKAGE (600 mil)












Pkg#	S5	
# Pins	28 (330 mil)	
Symbol	Min	Max
А	0.079	0.120
A1	0.000	0.008
В	0.012	0.020
С	0.004	0.012
D	0.701 0.728	
е	0.050 BSC	
Е	0.331	0.346
Н	0.457	0.488
L	0.016	0.050
α	0°	8°

# SOIC/SOP SMALL OUTLINE IC PACKAGE










Pkg #	C5-1		
# Pins	28 (600 mil)		
Symbol	Min	Max	
А	-	0.232	
b	0.014	0.026	
b2	0.045 0.06		
С	0.008 0.018		
D	-	1.490	
Е	0.500	0.610	
eA	0.600 BSC		
е	0.100 BSC		
L	0.125	0.200	
Q	0.015	0.060	
S1	0.005	-	
S2	0.005	-	

# **CERAMIC DUAL IN-LINE PACKAGE (600 mil)**









# **REVISIONS**

DOCUMENT NUMBER	SRAM116	
DOCUMENT TITLE	P4C164LL - VERY LOW POWER 8Kx8 STATIC CMOS RAM	

REV	ISSUE DATE	ORIGINATOR	DESCRIPTION OF CHANGE
OR	Oct-2005	JDB	New Data Sheet
Α	Aug-2006	JDB	Added Lead Free Designation
В	Jun-2007	JDB	Corrected SOP package details
С	Mar-2010	JDB	Added Military temperature range
04	Jun-2014	JDB	Updated SOIC/SOP Package dimensions