P4C165 ULTRA HIGH SPEED 8K x 8 RESETTABLE STATIC CMOS RAM

FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times) – 15/20/25 ns (Commercial)
 - 20/25/35 (Industrial)
- Low Power Operation
- Chip Clear Function

- Output Enable and Dual Chip Enable Control Functions
- Single 5V±10% Power Supply
- Common Data I/O
- Fully TTL Compatible Inputs and Outputs
- Standard Pinout (JEDEC Approved)
 28-Pin Plastic DIP (300 mil)


DESCRIPTION

The P4C165 is a 65,536-bit ultra high-speed static RAM organized as $8K \times 8$. The RAM features a reset control to enable clearing all words to zero within two cycle times. The CMOS memory requires no clocks or refreshing and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single $5V\pm10\%$ tolerance power supply.

Access times as fast as 15 nanoseconds are available, permitting greatly enhanced system operating speeds. In full standby mode with CMOS inputs, power consumption is only 5.5 mW for the P4C165.


The P4C165 is available in a 28-pin 300 mil DIP.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION



Document # SRAM117 Rev OR

P4C165

MAXIMUM RATINGS(1)

| Symbol | Parameter | Value | Unit |
|-----------------|---|---------------------------------|------|
| V _{cc} | Power Supply Pin with Respect to GND | –0.5 to +7 | V |
| V | Terminal Voltage with Respect to GND (up to 7.0V) | –0.5 to V _{cc} +0.5 | V |
| T _A | Operating Temperature | -55 to +125 | °C |

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade(2) | arade(2) Ambient Temperature | | V _{cc} |
|------------|---------------------------------|----|-----------------|
| Commercial | 0°C to +70°C | 0V | 5.0V ± 10% |
| Industrial | –40°C to +85°C | 0V | 5.0V ± 10% |

| Symbol | Parameter | Value | Unit |
|-------------------|---------------------------|-------------|------|
| T _{BIAS} | Temperature Under Bias | –55 to +125 | °C |
| T _{STG} | Storage Temperature | –65 to +150 | °C |
| Ρ _τ | Power Dissipation | 1.0 | W |
| I _{OUT} | DC Output Current | 50 | mA |

CAPACITANCES⁽⁴⁾

 $V_{cc} = 5.0V, T_{A} = 25^{\circ}C, f = 1.0MHz$

| Symbol | Parameter | Conditions | Тур. | Unit | |
|------------------|--------------------|-----------------------|------|------|--|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | 5 | pF | |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 7 | pF | |

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage⁽²⁾

| Cumhal | Deveneter | Test Conditions | P40 | P4C165 | | |
|------------------|---|--|----------------------|----------------------|------|--|
| Symbol | Parameter | Test Conditions | Min | Мах | Unit | |
| V _{IH} | Input High Voltage | | 2.2 | V _{cc} +0.5 | V | |
| V _{IL} | Input Low Voltage | | -0.5(3) | 0.8 | V | |
| V _{HC} | CMOS Input High Voltage | | V _{cc} -0.2 | V _{cc} +0.5 | V | |
| V _{LC} | CMOS Input Low Voltage | | -0.5(3) | 0.2 | V | |
| V _{CD} | Input Clamp Diode Voltage | $V_{\rm cc}$ = Min., I _{IN} = -18 mA | | -1.2 | V | |
| V _{ol} | Output Low Voltage (TTL Load) | I_{oL} = +8 mA, V_{cc} = Min. | | 0.4 | V | |
| V _{oh} | Output High Voltage (TTL Load) | $I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$ | 2.4 | | V | |
| I _U | Input Leakage Current | V_{cc} = Max. V_{IN} = GND to V_{cc} Ind./Com'l. | -5 | +5 | μA | |
| I _{LO} | Output Leakage Current | $V_{cc} = Max., \overline{CE} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{cc}$ Ind./Com'l. | 5 | +5 | μA | |
| I _{SB} | Standby Power Supply Current (TTL Input Levels) | $\label{eq:cell} \hline \overrightarrow{CE} \geq V_{IH} \text{ or } \\ CE_2 \leq V_{IL}, V_{CC} = Max \qquad Ind./Com'l. \\ f = Max., Outputs Open \qquad \qquad$ | | 30 | mA | |
| I _{SB1} | Standby Power Supply Current (CMOS Input Levels) | $\label{eq:constraint} \begin{array}{ c c c } \hline \overline{CE} \geq V_{HC} \mbox{ or } \\ CE_2 \leq V_{LC}, V_{CC} \mbox{=} \mbox{ Max } \\ f \mbox{=} \mbox{ 0, Outputs Open } \\ V_{IN} \leq V_{LC} \mbox{ or } V_{IN} \geq V_{HC} \end{array} \qquad \mbox{ Ind./Com'l.}$ | | 15 | mA | |

n/a = Not Applicable

Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with V_{IL} and I_{IL} not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.

POWER DISSIPATION CHARACTERISTICS VS. SPEED

| Symbol | Parameter | Temperature Range | -15 | -20 | -25 | -35 | Unit |
|--|----------------------------|-------------------|-----|-----|-----|-----|------|
| I _{cc} Dynamic Operating Current* | Dynamic Operating Current* | Commercial | 160 | 155 | 150 | N/A | mA |
| | | Industrial | N/A | 160 | 155 | 150 | mA |


 $*V_{cc} = 5.5V.$ Tested with outputs open. f = Max. Switching inputs are 0V and 3V. $\overline{CE}_1 = V_{IL}, CE_2 = V_{IH}, \overline{OE} = V_{IH}$

AC ELECTRICAL CHARACTERISTICS—READ CYCLE


(V $_{\rm CC}$ = 5V ± 10%, All Temperature Ranges) $^{\!\rm (2)}$

| Sym. | Parameter | -1 | 5 | -2 | 20 | -25 | | -35 | | Unit |
|------------------|----------------------------------|----|-----|-----|-----|-----|-----|-----|-----|------|
| Oyin. | | | Мах | Min | Max | Min | Мах | Min | Мах | onne |
| t _{RC} | Read Cycle Time | 15 | | 20 | | 25 | | 35 | | ns |
| t _{AA} | Address Access Time | | 15 | | 20 | | 25 | | 35 | ns |
| t _{AC} | Chip Enable Access Time | | 15 | | 20 | | 25 | | 35 | ns |
| t _{oh} | Output Hold from Address Change | 3 | | 3 | | 3 | | 3 | | ns |
| t _{LZ} | Chip Enable to Output in Low Z | 2 | | 2 | | 2 | | 2 | | ns |
| t _{HZ} | Chip Disable to Output in High Z | | 8 | | 8 | | 10 | | 15 | ns |
| t _{oe} | Output Enable Low to Data Valid | | 9 | | 10 | | 13 | | 18 | ns |
| t _{olz} | Output Enable Low to Low Z | 2 | | 2 | | 2 | | 2 | | ns |
| t _{ohz} | Output Enable High to High Z | | 9 | | 9 | | 12 | | 15 | ns |
| t _{PU} | Chip Enable to Power Up Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{PD} | Chip Disable to Power Down Time | | 15 | | 20 | | 20 | | 20 | ns |


READ CYCLE NO. 1 (OE CONTROLLED)⁽⁵⁾



READ CYCLE NO. 2 (ADDRESS CONTROLLED)^(5,6)



READ CYCLE NO. 3 (CE, CONTROLLED)^(5,7,10)



Notes:


- 5. WE is HIGH for READ cycle.
- 6. \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{OE} is LOW for READ cycle. 7. ADDRESS must be valid prior to, or coincident with \overline{CE}_1 transition LOW and CE₂ transition HIGH.
- 8. Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- 9. READ Cycle Time is measured from the last valid address to the first transitioning address.
- 10. Transitions caused by a chip enable control have similar delays irrespective of whether \overline{CE}_1 or CE_2 causes them.

AC CHARACTERISTICS—WRITE CYCLE

(V_{cc} = 5V \pm 10%, All Temperature Ranges)⁽²⁾

| Sum | Parameter | -1 | 5 | -20 | | -25 | | -35 | | Unit |
|-----------------|----------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
| Sym. | Falameter | Min | Max | Min | Max | Min | Мах | Min | Мах | Onit |
| t _{wc} | Write Cycle Time | 15 | | 20 | | 25 | | 35 | | ns |
| t _{cw} | Chip Enable Time to End of Write | 12 | | 15 | | 18 | | 25 | | ns |
| t _{AW} | Address Valid to End of Write | 12 | | 15 | | 18 | | 25 | | ns |
| t _{AS} | Address Set-up Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{wP} | Write Pulse Width | 12 | | 15 | | 18 | | 20 | | ns |
| t _{AH} | Address Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{DW} | Data Valid to End of Write | 9 | | 11 | | 13 | | 15 | | ns |
| t _{DH} | Date Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{wz} | Write Enable to Output in High Z | | 7 | | 8 | | 10 | | 14 | ns |
| t _{ow} | Output Active from End of Write | 3 | | 3 | | 3 | | 3 | | ns |


WRITE CYCLE NO. 1 (WE CONTROLLED)(11)



Notes:

- 11. \overrightarrow{CE}_1 and \overrightarrow{WE} must be LOW, and \overrightarrow{CE}_2 HIGH for WRITE cycle. 12. \overrightarrow{OE} is LOW for this WRITE cycle to show t_{WZ} and t_{OW} . 13. If \overrightarrow{CE}_1 goes HIGH, or \overrightarrow{CE}_2 goes LOW, simultaneously with \overrightarrow{WE} HIGH, the output remains in a high impedance state.
- 14. Write Cycle Time is measured from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)⁽¹¹⁾




AC CHARACTERISTICS—CLEAR CYCLE

 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$

| Sym. | Parameter | | -15 | | -20 | | -25 | | -35 | |
|-------------------|--------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | | Min | Мах | Min | Мах | Min | Мах | Min | Max | Unit |
| t _{CLCL} | CLEAR Cycle Time | 30 | | 40 | | 50 | | 70 | | ns |
| t _{CLPW} | CLEAR Pulse Width | 12 | | 15 | | 15 | | 20 | | ns |
| t _{CLIX} | CLEAR Low to Inputs Don't Care | 0 | | 0 | | 0 | | 0 | | ns |
| t _{CLIR} | CLEAR Low to Inputs Recognized | | 30 | | 40 | | 50 | | 70 | ns |

TIMING WAVEFORM OF CLEAR CYCLE




AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
|--------------------|---------------------|
| Input Rise and | |
| Fall Times | 3ns |
| Input Timing | |
| Reference Level | 1.5V |
| Output Timing | |
| Reference Level | 1.5V |
| Output Load | See Figures 1 and 2 |

TRUTH TABLE

| Mode | CLEAR | \overline{CE}_1 | CE ₂ | ŌĒ | WE | I/O | Power |
|--------------------|-------|-------------------|-----------------|----|----|------------------|---------|
| Reset | L | Х | Х | Х | Х | | Active |
| Standby | Н | Н | Х | Х | Х | High Z | Standby |
| Standby | Н | Х | L | Х | Х | High Z | Standby |
| Output Disabled | Н | L | Н | Н | Н | High Z | Active |
| Read | Н | L | Н | L | Н | D _{OUT} | Active |
| Write | Н | L | Н | Х | L | High Z | Active |






Figure 2. Thevenin Equivalent

* including scope and test fixture.


Note:

Because of the ultra-high speed of the P4C165, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{cc} and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between V_{cc} and ground. To avoid signal

reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D_{OUT} to match 166Ω (Thevenin Resistance).



ORDERING INFORMATION




SELECTION GUIDE

The P4C165 is available in the following temperature, speed and package options.

| Temperature | Dookogo | Speed | | | | | | | |
|-------------|-------------|-------|-------|-------|-------|--|--|--|--|
| Range | Package | 15 | 20 | 25 | 35 | | | | |
| Commercial | Plastic DIP | -15PC | -20PC | -25PC | -35PC | | | | |
| Industrial | Plastic DIP | -15PI | -20PI | -25PI | -35PI | | | | |

| Pkg # | Р | ² 5 |
|--------|--------------|----------------|
| # Pins | 28 (300 mil) | |
| Symbol | Min | Max |
| Α | - | 0.210 |
| A1 | | - |
| b | 0.014 | 0.023 |
| b2 | 0.045 | 0.070 |
| С | 0.008 | 0.014 |
| D | 1.345 | 1.400 |
| E1 | 0.270 | 0.300 |
| E | 0.300 | 0.380 |
| е | 0.100 BSC | |
| eB | - | 0.430 |
| L | 0.115 | 0.150 |
| α | 0° | 15° |



Document # SRAM117 Rev OR

REVISIONS

| | DOCUMENT NUMBER:SRAM117DOCUMENT TITLE:P4C165 ULTRA HIGH SPEED 8K x 8 RESETTABLE STATIC CMOS RAM | | |
|------|---|--------------------|-----------------------|
| REV. | ISSUE DATE | ORIG. OF CHANGE | DESCRIPTION OF CHANGE |
| OR | Oct-05 | JDB | New Data Sheet |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |