P4C423 HIGH SPEED 256 x 4 STATIC CMOS RAM



FEATURES


- High Speed (Equal Access and Cycle Times) - 10/12/15/20/25/35 ns (Commercial)
 - 15/20/25/35 ns (Military)
- CMOS for Low Power
 495 mW Max. 10/12/15/20/25 (Commercial)
 495 mW Max. 15/20/25/35 (Military)
- Single 5V±10% Power Supply

- Separate I/O
- Fully TTL Compatible Inputs and Outputs
- Resistant to single event upset and latchup resulting from advanced process and design improvements
- Standard 24-pin 300 mil DIP package.

DESCRIPTION


The P4C423 is a 1,024-bit high-speed (10ns) Static RAM with a 256 x 4 organization. The memory requires no clocks or refreshing and has equal access and cycle times. Inputs and outputs are fully TTL compatible. Operation is from a single 5 Volt supply. Easy memory expansion is provided by an active LOW chip select one (\overline{CS}_1) and active HIGH chip select two (CS_2) as well as 3-state outputs.

In addition to high performance and high density, the device features latch-up protection, single event and upset protection. The P4C423 is offered in a 24-pin 300 mil DIP. Devices are offered in both commercial and military temperature ranges.



SEMICONDUCTOR CORPORATION

PIN CONFIGURATION



Document # SRAM108 REV OR

MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|-----------------|---|---------------------------------|------|
| V _{cc} | Power Supply Pin with Respect to GND | -0.5 to +7 | V |
| V | Terminal Voltage with Respect to GND (up to 7.0V) | -0.5 to V _{cc} +0.5 | V |
| T _A | Operating Temperature | -55 to +125 | °C |

| Symbol | Parameter | Value | Unit |
|-------------------|---------------------------|-------------|------|
| T _{BIAS} | Temperature Under Bias | -55 to +125 | °C |
| T _{stg} | Storage Temperature | -65 to +150 | °C |
| I _{OUT} | DC Output Current | 20 | mA |

RECOMMENDED OPERATING CONDITIONS

| Grade ⁽²⁾ | Ambient Temp | Gnd | Vcc |
|----------------------|----------------|-----|-----------|
| Commercial | 0°C to 70°C | 0V | 5.0V ±10% |
| Military | –55°C to 125°C | 0V | 5.0V ±10% |

CAPACITANCES⁽⁴⁾

(V_{CC} = 5.0V, T_A = 25°C, f = 1.0MHz)

| Symbol | Parameter | Conditions | Тур. | Unit |
|------------------|--------------------|----------------------|------|------|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | 5 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} =0V | 7 | pF |

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage⁽²⁾

| | Demonster | Tool Operative and | P40 | 11 | |
|-----------------|--|--|------|-----|------|
| Symbol | Parameter | Test Conditions | Min | Max | Unit |
| V _{OH} | Output High Voltage | I _{OH} = -5.2 mA, V _{CC} = Min.2.4 | | V | |
| V _{OL} | Output Low Voltage | I_{oL} = +8 mA, V_{cc} = Min. | | 0.4 | V |
| V _{IH} | Input High Voltage | | 2.1 | | V |
| V _{IL} | Input Low Voltage | | | 0.8 | V |
| V _{CL} | Input Clamp Diode Voltage | I _{IN} = -10 mA | -1.5 | | V |
| I _{IX} | Input Load Current | $GND \le V_{IN} \le V_{CC}$ | -10 | 10 | μA |
| I _{oz} | Output Current (High Z) | $V_{OL} \le V_{OUT} \le V_{OH}$, Output Disabled | -10 | 10 | μA |
| I _{os} | Output Short Circuit Current ⁽³⁾ | V _{cc} = Max., V _{out} = GND | | 90 | mA |

POWER DISSIPATION CHARACTERISTICS VS. SPEED

| Symbol | Parameter | Temperature Range | -10 | -12 | -15 | -20 | -25 | -35 | Unit |
|-----------------|---------------------------|------------------------|-----------|-----------|----------|----------|----------|----------|----------|
| I _{cc} | Dynamic Operating Current | Commercial Military | 90 N/A | 90 N/A | 90 90 | 90 90 | 65 90 | 65 90 | mA mA |

Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. This parameter is sampled and not 100% tested.

- 5. Transition time is \leq 3ns for 10, 12, and 15 ns products and \leq 5ns for 20, 25, and 35 ns products, see Fig 1d. Timing is referenced at input and output levels of 1.5V. The output loading is equivalent to the specified I_{OL}/I_{OH} with a load capacitance of 15 pF (10, 12) or 30 pF (15, 20, 25, 35) as in Fig. 1a and 1b respectively.
- 6. Transition time is \leq 3ns for 10, 12, and 15 ns products and \leq 5ns for 20, 25, and 35 ns products, see Fig 1d. Transition is measured at steady state HIGH level -500mV or steady state LOW level +500mV on the output from a level on the input with load shown in Fig. 1c.
- 7. t_w is measured at t_{wsA} = min.; t_{wsA} is measured at t_w = min.

FUNCTIONAL DESCRIPTION

An active LOW write enable (WE) controls the writing/ reading operation of the memory. When the chip select one (\overline{CS}_{1}) and the write enable (\overline{WE}) are LOW and the chip select two (CS₂) is HIGH, the information on data inputs $(D_{0} \text{ through } D_{3})$ is written into the addressed memory word and preconditions the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write

TRUTH TABLE

| Mode | CS ₂ | $\overline{\text{CS}}_1$ | WE | ŌĒ | Output |
|---------------------------|-----------------|--------------------------|----|----|------------------|
| Standby | L | Х | Х | Х | High Z |
| Standby | Х | Н | Х | Х | High Z |
| D _{out} Disabled | Н | L | Х | Н | High Z |
| Read | Н | L | Н | L | D _{OUT} |
| Write | Н | L | L | Х | High Z |

recovery times by eliminating the "write recovery glitch." Reading is performed with chip selct one (\overline{CS}_{4}) LOW, chip select two (CS₂) HIGH, write enable (\overline{WE}) HIGH and output enable (OE) LOW. The information stored in the addressed word is read out on the noninverting outputs $(O_{0} \text{ through } O_{3})$. The outputs of the memory go to an inactive high impedance state whenever chip select one (\overline{CS}_{1}) is HIGH, or during the write operation when write enable (\overline{WE}) is LOW.

Notes:

Х = Don't Care

HIGH Z = Implies outputs are disabled or off. This condition is defined as high impedance state for the P4C422.


AC ELECTRICAL CHARACTERISTICS—READ CYCLE

 $(V_{cc} = 5V \pm 10\%$ except as noted, All Temperature Ranges)⁽²⁾

| Sym. | Parameter | -10* | | -12 | | -15 | | -20 | | -25 | | -35 | | Unit |
|-------------------|--|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | | | Мах | Min | Max | |
| t _{RC} | Read Cycle Time (5) | 12 | | 12 | | 15 | | 20 | | 25 | | 35 | | ns |
| t _{ACS} | Chip Select Time (5) | | 7.5 | | 8 | | 8 | | 12 | | 15 | | 25 | ns |
| t _{zrcs} | Chip Select to High-Z ⁽⁶⁾ | | 8 | | 10 | | 12 | | 15 | | 20 | | 30 | ns |
| t _{AOS} | Output Enable Time | | 7.5 | | 8 | | 8 | | 12 | | 15 | | 25 | ns |
| t _{zros} | Output Enable to High-Z ⁽⁶⁾ | | 8 | | 10 | | 12 | | 15 | | 20 | | 30 | ns |
| t _{AA} | Address Access Time (5) | | 10 | | 12 | | 15 | | 20 | | 25 | | 35 | ns |

 $V_{CC} = 5V \pm 5\%$

TIMING WAVEFORM OF READ CYCLE




AC CHARACTERISTICS—WRITE CYCLE

 $(V_{cc} = 5V \pm 10\%$ except as noted, All Temperature Ranges)⁽²⁾


| Sym. | Parameter | -10* | | -12 | | -15 | | -20 | | -25 | | -35 | | Unit |
|-------------------|---------------------------------------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| Oynn. | | Min | Max | Min | Max | Min | Мах | Min | Max | Min | Max | Min | Max | Unit |
| t _{wc} | Write Cycle Time (5) | 10 | | 12 | | 15 | | 20 | | 25 | | 35 | | ns |
| t _{zws} | Write Enable to High-Z ⁽⁶⁾ | | 8 | | 10 | | 12 | | 15 | | 20 | | 30 | ns |
| t _{wR} | Write Recovery Time | | 8 | | 10 | | 12 | | 15 | | 20 | | 25 | ns |
| t _w | Write Pulse Width (5,7) | 8 | | 9 | | 11 | | 13 | | 15 | | 20 | | ns |
| t _{wsp} | Data Setup Time Prior to Write (5) | 0 | | 0 | | 0 | | 2 | | 5 | | 5 | | ns |
| t _{whd} | Data Hold Time (5) | 2 | | 2 | | 2 | | 5 | | 5 | | 5 | | ns |
| t _{wsa} | Address Setup Time (5,7) | 0 | | 0 | | 0 | | 2 | | 5 | | 5 | | ns |
| t _{wha} | Address Hold Time (5) | 2 | | 2 | | 4 | | 5 | | 5 | | 5 | | ns |
| t _{wscs} | Chip Select Setup Time (5) | 0 | | 0 | | 0 | | 2 | | 5 | | 5 | | ns |
| t _{whcs} | Chip Select Hold Time ⁽⁵⁾ | 2 | | 2 | | 2 | | 5 | | 5 | | 5 | | ns |


 $V_{cc} = 5V \pm 5\%$

TIMING WAVEFORM OF WRITE CYCLE



AC TEST LOADS & WAVEFORMS












Figure 1c





Figure 1d



ORDERING INFORMATION



SELECTION GUIDE


The P4C423 is available in the following temperature range, speed, and package options.


| Temperature Range | Package | | Speed (ns) | | | | | | | | |
|------------------------|-----------------|-------|------------|--------|--------|--------|--------|--|--|--|--|
| Temperature Range | Fackage | 10 | 12 | 15 | 20 | 25 | 35 | | | | |
| Commercial Temperature | Side Brazed DIP | -10CC | -12CC | -15CC | -20CC | -25CC | -35CC | | | | |
| Military Temperature | Side Brazed DIP | N/A | N/A | -15CM | -20CM | -25CM | -35CM | | | | |
| Military Processed* | Side Brazed DIP | N/A | N/A | -15CMB | -20CMB | -25CMB | -35CMB | | | | |


*Military temperature range with MIL-STD-883, Class B compliance. N/A = Not Available

| Pkg # | C4 | | | | | |
|--------|--------------|-------|--|--|--|--|
| # Pins | 24 (300 mil) | | | | | |
| Symbol | Min | Max | | | | |
| А | - | 0.200 | | | | |
| b | 0.014 | 0.026 | | | | |
| b2 | 0.045 | 0.065 | | | | |
| С | 0.008 | 0.018 | | | | |
| D | - | 1.280 | | | | |
| E | 0.220 | 0.310 | | | | |
| eA | 0.300 | BSC | | | | |
| е | 0.100 | BSC | | | | |
| L | 0.125 | 0.200 | | | | |
| Q | 0.015 | 0.060 | | | | |
| S1 | 0.005 | - | | | | |
| S2 | 0.005 | - | | | | |

SIDE BRAZED DUAL IN-LINE PACKAGE









REVISIONS

| DOCUME | NT NUMBER: NT TITLE: | SRAM10 P4C423 H | 8 IIGH SPEED 256 x 4 STATIC CMOS RAM |
|--------|-------------------------|--------------------|---|
| REV. | ISSUE DATE | ORIG. OF CHANGE | DESCRIPTION OF CHANGE |
| ORIG | 1997 | JDB | New Data Sheet |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |