



FEATURES

- Access Times of 150, 200, 250 and 350ns
- Single 5V±10% Power Supply
- Fast Byte Write (200µs or 1 ms)
- Low Power CMOS:
 - 60 mA Active Current
 - 150 µA Standby Current
- **■** Fast Write Cycle Time
- RDY/BUSY pin is not connected for the PYA28C64X

- **CMOS & TTL Compatible Inputs and Outputs**
- Endurance:
 - 10,000 Write Cycles
 - 100,000 Write Cycles (optional)
- Data Retention: 10 Years
- Available in the following package:
 - 28-Pin 600 mil Ceramic DIP
 - 32-Pin Ceramic LCC (450x550 mils)




DESCRIPTION


The PYA28C64 is a 5 Volt 8Kx8 EEPROM. The PYA28C64 features DATA and RDY/BUSY(PYA28C64 only) to indicate early completion of a Write Cycle. Data Retention is 10 Years. The device is available in a 28-Pin 600 mil wide Ceramic DIP and 32-Pin LCC.

1

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS





OPERATION

READ

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

BYTE WRITE

Write operations are initiated when both $\overline{\text{CE}}$ and $\overline{\text{WE}}$ are LOW and $\overline{\text{OE}}$ is HIGH. The PYA28C64 supports both a $\overline{\text{CE}}$ and $\overline{\text{WE}}$ controlled write cycle. That is, the address is latched by the falling edge of either $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. Similarly, the data is latched internally by the rising edge of either $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion.

CHIP CLEAR

The contents of the entire memory of the PYA28C64 may be set to the high state by the CHIP CLEAR operation. By setting $\overline{\text{CE}}$ low and $\overline{\text{OE}}$ to 12 volts, the chip is cleared when a 10 msec low pulse is applied to $\overline{\text{WE}}$.

DEVICE IDENTIFICATION

An extra 32 bytes of EEPROM memory are available to the user for device identification. By raising A $_{\rm g}$ to 12 \pm 0.5V and using address locations 1FE0H to 1FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

DATA POLLING

The PYA28C64 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the PYA28C64, eliminating additional interrupts or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data=0xxx xxxx, read data=1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data.

READY/BUSY

Pin 1 is an open drain RDY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line. The RDY/BUSY pin is not connected for the PYA28C64X.

MAXIMUM RATINGS(1)

Sym	Parameter	Value	Unit
V _{cc}	Power Supply Pin with Respect to GND	-0.3 to +6.25	V
V _{TERM}	Terminal Voltage with Respect to GND (up to 6.25V)	-0.5 to +6.25	V
T _A	Operating Temperature	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

RECOMMENDED OPERATING CONDITIONS

Grade ⁽²⁾	Ambient Temp	GND	V _{cc}
Military	-55°C to +125°C	0V	5.0V ± 10%

CAPACITANCES(4)

 $(V_{CC} = 5.0V, T_{A} = 25^{\circ}C, f = 1.0MHz)$

Sym	Parameter	Conditions	Тур	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	pF



DC ELECTRICAL CHARACTERISTICS

(Over Recommended Operating Temperature & Supply Voltage)(2)

	_ ,		PYA2	PYA28C64	
Sym	Parameter	Test Conditions	Min	Max	Unit
V _{IH}	Input High Voltage		2.0	V _{cc} + 0.3	V
V _{IL}	Input Low Voltage		-0.5(3)	0.8	V
V _{HC}	CMOS Input High Voltage		V _{cc} - 0.2	V _{cc} + 0.5	V
V _{LC}	CMOS Input Low Voltage		-0.5(3)	0.2	V
V _{OL}	Output Low Voltage (TTL Load)	I _{OL} = +2.1 mA, V _{CC} = Min		0.45	V
V _{OH}	Output High Voltage (TTL Load)	I _{OH} = -0.4 mA, V _{CC} = Min	2.4		V
I _{LI}	Input Leakage Current	$V_{CC} = Max$ $V_{IN} = GND \text{ to } V_{CC}$	-10	+10	μA
I _{LO}	Output Leakage Current	$V_{CC} = Max, \overline{CE} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{CC}$	-10	+10	μA
I _{SB}	Standby Power Supply Current (TTL Input Levels)	$\overline{CE} \ge V_{IH}, \ \overline{OE} = V_{IL},$ $V_{CC} = Max,$ $f = Max, Outputs Open$	_	5	mA
I _{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \ge V_{HC}$, $V_{CC} = Max$, f = 0, Outputs Open, $V_{IN} \le V_{LC}$ or $V_{IN} \ge V_{HC}$	_	150	μA
I _{cc}	Supply Current	$\overline{CE} = \overline{OE} = V_{IL},$ $\overline{WE} = V_{IH},$ All I/O's = Open, Inputs = $V_{CC} = 5.5V$	_	60	mA

Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with V $_{\rm L}$ and I $_{\rm L}$ not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20ns.
- 4. This parameter is sampled and not 100% tested.




AC ELECTRICAL CHARACTERISTICS—READ CYCLE

 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$

Cum	Doromotor	-150		-200		-250		-350		Unit
Sym	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Oilit
t _{AVAV}	Read Cycle Time	150		200		250		350		ns
t _{AVQV}	Address Access Time		150		200		250		350	ns
t _{ELQV}	Chip Enable Access Time		150		200		250		350	ns
t _{oLQV}	Output Enable Access Time		80		100		100		100	ns
t _{ELQX}	Chip Enable to Output in Low Z	0		0		0		0		ns
t _{EHQZ}	Chip Disable to to Output in High Z		55		60		65		70	ns
t _{oLQX}	Output Enable to Output in Low Z	0		0		0		0		ns
t _{ohqz}	Output Disable to Output in High Z		55		60		65		70	ns
t _{AVQX}	Output Hold from Address Change	0		0		0		0		ns

TIMING WAVEFORM OF READ CYCLE






AC CHARACTERISTICS—WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$


Symbol	Parameter	150 / 200	150 / 200 / 250 / 350		
		Min	Max	Unit	
$\mathbf{t}_{_{\mathrm{ELRH}}}$	Write Cycle Time		1	ms	
t _{AVEL}	Address Setup Time	10		ns	
t _{ELAX}	Address Hold Time	50		ns	
t_{WLEL}	Write Setup Time	0		ns	
t _{wheh}	Write Hold Time	0		ns	
$t_{_{\mathrm{OHWL}}}$	OE Setup Time	10		ns	
$t_{_{\text{EHOL2}}}$	OE Hold Time	10		ns	
t _{eleh} t _{wlwh}	WE Pulse Width	100	1000	ns	
t _{dveh}	Data Setup Time 50			ns	
$\mathbf{t}_{_{\mathrm{EHDX}}}$	Data Hold Time	10		ns	
t _{ELWL}	CE Setup Time	0		ns	
t _{EHWH}	CE Hold Time	0		ns	
t _{EHRL} t _{WHRL}	Time to device busy		50	ns	



TIMING WAVEFORM OF BYTE WRITE CYCLE (CE CONTROLLED)



TIMING WAVEFORM OF BYTE WRITE CYCLE (WE CONTROLLED)





AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	10ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figure 1

TRUTH TABLE

Mode	CE	ŌĒ	WE	I/O
Read	L	L	Н	D _{out}
Write	L	Н	L	D _{IN}
Write Inhibit	Х	L	Х	_
Write Inhibit	Х	Х	Н	_
Standby	Н	Х	Х	High Z
Output Disable	Х	Н	Х	High Z





Figure 1. Output Load




ORDERING INFORMATION







Pkg #	C5-1			
# Pins	28 (600 mil)			
Symbol	Min	Max		
А	-	0.232		
b	0.014	0.026		
b2	0.045	0.065		
С	0.008	0.018		
D	-	1.490		
Е	0.500	0.610		
eA 0.60		BSC		
е	0.100	BSC		
L	0.125	0.200		
Q	0.015	0.060		
S1	0.005	-		
S2	0.005	_		


SIDE BRAZED DUAL IN-LINE PACKAGE (600 mils)









RECTANGULAR LEADLESS CHIP CARRIER









REVISIONS

DOCUMENT NUMBER	EEPROM105
DOCUMENT TITLE	PYA28C64(X) - 8K x 8 EEPROM

REV	ISSUE DATE	ORIGINATOR	DESCRIPTION OF CHANGE
OR	Jul 2010	JDB	New Data Sheet
А	Nov 2011	JDB	Updated Ordering Info
В	Jun 2012	JDB	Updated Ordering Info; Changed "Simple Byte Write" to " Fast Byte Write (200µs or 1 ms)" on p.1