

ULTRA HIGH SPEED 1M X 1 STATIC CMOS RAM

FEATURES

- **■** Full CMOS
- **■** High Speed (Equal Access and Cycle Times)
 - 10/12/15 ns (Commercial)
 - 12/15/20 ns (Industrial)
- Single 5V±10% Power Supply

- Separate Data I/O
- Three-State Output
- **■** Fully TTL Compatible Inputs and Outputs
- Standard Pinout (JEDEC Approved)
 - 28-Pin 400 mil SOJ



DESCRIPTION


The P4C107 is a 1Mx1-bit ultra high-speed static RAM. The CMOS memories require no clocks or refreshing and have equal access and cycle times. The RAM operates from a single $5V \pm 10\%$ tolerance power supply. Data integrity is maintained for supply voltages down to 2.0V, typically drawing 50μ A.

Access times as fast as 10 nanoseconds are available, greatly enhancing system speeds.


The P4C107 is available in a 28-pin 400 mil SOJ.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION





MAXIMUM RATINGS(1)

Sym	Parameter	Value	Unit
V _{cc}	Power Supply Pin with Respect to GND	-0.5 to +6	V
V _{TERM}	Terminal Voltage with Respect to GND (up to 6.0V)	-0.5 to V _{cc} + 0.5	V
T _A	Operating Temperature	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

RECOMMENDED OPERATING CONDITIONS

Grade ⁽²⁾	Ambient Temp	GND	V _{cc}	
Commercial	0°C to +70°C	0V	5.0V ± 10%	
Industrial	-40°C to +85°C	0V	5.0V ± 10%	

CAPACITANCES⁽⁴⁾

 $(V_{CC} = 5.0V, T_A = 25^{\circ}C, f = 1.0MHz)$

Sym	Parameter	Conditions	Тур	Unit
C _{IN}	Input Capacitance	V _{IN} =0V	7	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	10	pF

DC ELECTRICAL CHARACTERISTICS

(Over Recommended Operating Temperature & Supply Voltage)(2)

Sym	Parameter	Test Conditions	Min	Max	Unit
V _{IH}	Input High Voltage		2.2	V _{cc} + 0.5	V
V _{IL}	Input Low Voltage			0.8	V
V _{OL}	Output Low Voltage (TTL Load)	I_{OL} = +8 mA, V_{CC} = Min		0.4	٧
V _{OH}	Output High Voltage (TTL Load)	$_{OH}$ = -4 mA, V_{CC} = Min			V
ILI	Input Leakage Current	$V_{CC} = Max,$ $V_{IN} = GND \text{ to } V_{CC}$	-5	+5	μA
I _{LO}	Output Leakage Current	$V_{CC} = Max, \overline{CE} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{CC}$		+5	μA
I _{cc}	Operating Supply Current	V _{cc} = Max, I _{out} =0 mA, f=Max		150	mA
I _{SB}	Standby Power Supply Current (TTL Input Levels)	CE ≥ V _{IH} , V _{CC} = Max, f = Max, Outputs Open		50	mA
I _{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \ge V_{HC}, V_{CC} = Max, f = 0,$ Outputs Open $V_{IN} \le V_{LC} \text{ or } V_{IN} \ge V_{HC}$		3	mA

N/A = Not applicable




AC ELECTRICAL CHARACTERISTICS—READ CYCLE


 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$

Crane	Devenuetes	-10		-12		-15		-20		I I m i 4
Sym	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{RC}	Read Cycle Time	10		12		15		20		ns
t _{AA}	Address Access Time 10 12		15		20	ns				
t _{AC}	t _{AC} Chip Enable Access Time		10		12		15		20	ns
t _{oh}	Output Hold from Address Change	3		3		3		3		ns
t _{LZ}	Chip Enable to Output in Low Z	3		3		3		3		ns
t _{HZ}	Chip Disable to Output in High Z		5		6		7		8	ns
t _{PU}	Chip Enable to Power Up Time	0		0		0		0		ns
t _{PD}	Chip Disable to Power Down		10		12		15		20	ns

TIMING WAVEFORM OF READ CYCLE NO. 1 (ADDRESS CONTROLLED)(5,6)



TIMING WAVEFORM OF READ CYCLE NO. 2 (CE CONTROLLED)(5,7,8)






AC CHARACTERISTICS—WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$

Cum	Downwarten.	-10		-12		-1	-15		-20	
Sym	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{wc}	Write Cycle Time	10		12		15		20		ns
t _{cw}	Chip Enable Time to End of Write	7		10		12		15		ns
t _{AW}				10		12		15		ns
t _{AS}	S Address Setup Time			0		0		0		ns
t _{wP}	Write Pulse Width			10		12		15		ns
t _{AH}	Address Hold Time			0		0		0		ns
t _{DW}	Data Valid to End of Write			7		8		10		ns
t _{DH}	Data Hold Time	0		0		0		0		ns
t _{wz}	Write Enable to Output in High Z		6		7		8		9	ns
t _{ow}	Output Active from End of Write	0		0		0		0		ns

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(10,11)




Notes:

- 1. Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with $V_{\rm L}$ and $I_{\rm L}$ not more negative than $-3.0{\rm V}$ and $-100{\rm mA}$, respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.
- 5. WE is HIGH for READ cycle.
- 6. $\overline{\text{CE}}$ is LOW and $\overline{\text{OE}}$ is LOW for READ cycle.
- 7. ADDRESS must be valid prior to, or coincident with $\overline{\text{CE}}$ transition
- 8. Transition is measured \pm 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- Read Cycle Time is measured from the last valid address to the first transitioning address.



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)(10)



DATA OUT HIGH IMPEDANCE

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

TRUTH TABLE

Mode	CE	WE	I/O	Power
Standby	Н	Х	High Z	Standby
Read	L	Н	D _{out}	Active
Write	L	L	High Z	Active




Figure 1. Output Load

* including scope and test fixture.

Because of the ultra-high speed of the P4C107, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{cc} and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor




Figure 2. Thevenin Equivalent


is also required between \mathbf{V}_{CC} and ground. To avoid signal reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with $D_{\mbox{\tiny OUT}}$ to match 166 $\!\Omega$ (Thevenin Resistance).

Notes:

- 10. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW for WRITE cycle.
- 11. $\overline{\text{OE}}$ is LOW for this WRITE cycle to show t_{wz} and t_{ow}
- 12. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state
- 13. Write Cycle Time is measured from the last valid address to the first transitioning address.




ORDERING INFORMATION







Pkg #	J7			
# Pins	28 (40	00 mil)		
Symbol	Min	Max		
Α	0.128	0.148		
A1	0.082	-		
b	0.013	0.019		
С	0.007	0.013		
D	0.720	0.730		
е	0.050	BSC		
Е	0.395	0.405		
E1	0.435	0.445		
E2	0.360	0.380		
Q	0.025	-		

SOJ SMALL OUTLINE IC PACKAGE









REVISIONS

DOCUMENT NUMBER	SRAM139
DOCUMENT TITLE	P4C107 - ULTRA HIGH SPEED 1M X 1 STATIC CMOS RAM

REV	ISSUE DATE	ORIGINATOR	DESCRIPTION OF CHANGE
OR	Apr-2010	JDB	New Data Sheet